## EXHIBIT C

## U.S. Patent No. 7,633,506 <br> VIZIO / Sigma Designs Products



"1. A graphics chip comprising:"

|  | See BE Extra, Interview with Carlos Angulo, Senior Manager for Product Marketing at VIZIO, October 9, <br> 2014, http://www.tvechnology.com/news/0110/ktvs-a-conversation-with-vizios-carlos-angulo/272783. <br> BE: What are a couple of the technical obstacles to producing a reasonably priced 4K <br> display? |
| :--- | :--- |
|  | Angulo: To support the excellent picture quality and Ultra HD experience in our new P- <br> series Ultra HD collection, Vizio engineered a V6 six-core processor. Comprised of a <br> quad-core GPU plus dual-core CPU, the V6 six-core processor delivers maximum speed <br> and advanced graphics processing, enabling an even faster smart TV user experience. To <br> ensure picture quality always remains king, we used the VM50, a dedicated motion and <br> picture-processing engine, to render every image, including Ultra HD content, with <br> incredible detail. P-Series Ultra HD Smart TVs also support the latest standard in <br> streaming thanks to our Internet Apps Plus web interface. |
|  | See BE Extra, Interview with Carlos Angulo, Senior Manager for Product Marketing at VIZIO, October 9, <br> 2014, http://www.tvtechnology.com/news/0110/ktvs-a-conversation-with-vizios-carlos-angulo/272783. |
| The V6 Integrated Circuit is made by Sigma Designs. |  |

"1. A graphics chip comprising:"


"1. A graphics chip comprising:"

"1. A graphics chip comprising:"



See http://malideveloper.arm.com/news/sigma-designs-enhances-user-experience-in-the-digital-home/.
"a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;"

## a front-end in the graphics chip configured

 to receive one or more graphics instructions and to output a geometry;The VIZIO Product includes a front-end in the graphics chip configured to receive one or more graphics instructions and to output geometry.

For example, the Mali GPU includes a Geometry Processor (the "Geometry Processor").

## Mali 400-MP Top Level Architecture



- Scalable pixel performance
- 1-4 rasterizer cores
- 32K-128K L2 cache

Bringing Visual Entertainment to Life
8
ARM

See Mali-400 MP: A Scalable GPU for Mobile Devices, available at http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.8.

The Geometry Processor includes a Vertex Loader, Vertex Shader, Vertex Storer, and Polygon List Builder Unit.

## Mali-400 MP Geometry Processor



- Vertex Shader
- Single-threaded, deeply pipelined

See Mali-400 MP: A Scalable GPU for Mobile Devices, available at
http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.10.

The Mali GPU includes a front-end configured to receive one or more graphics instructions. For example,
"Mali GPUs use data structures and hardware functional blocks[.]" Moreover, "shaders specify the vertex and fragment processing operations."

Case 1:17-cv-00064-SLR Qegupaenttrz. Fideq,50b:23/4in Page 12 of 33 PageID \#: 71
"a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;"

### 1.6.1 About the OpenGL ES 3.x pipeline

Mali GPUs use data structures and hardware functional blocks to implement the OpenGL ES graphics pipeline.
In the OpenGL ES $3 . x$ pipeline, the shaders specify the vertex and fragment processing operations. The application must provide a pair of shaders for each draw call. A vertex shader defines the vertex processing operations and a fragment shader defines the fragment processing operations. The vertex shader is executed once per vertex, and the fragment shader is executed once per fragment.
Most of the semantics that are associated with data flowing through the pipeline are abstracted into the following special variables that are declared in the shaders:

- Generic vertex attributes. Generic vertex attributes replace all vertex data, such as position, normal vector, texture coordinates, and colors.
- Varying variables. All outputs from the vertex shader, except for position and point size, are abstracted into varying variables. These variables are interpolated across the primitive and are available to the fragment shader.
- Uniform variables. All global states that are required by vertex and fragment processing, such as transformation matrices, light positions, material properties, texture stage constants, and texture bindings, are abstracted into uniform variables. The application sets the values of these variables
The following figure shows a simplified OpenGL ES graphics pipeline:

See http://malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3x_developer_guide_en.pdf.

"a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;"


Case 1:17-cv-00064-SLR Qegupaenttive Fideq,508.23/4im Page 14 of 33 PageID \#: 73
"a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;"

## Primitive assembly

In primitive assembly the vertices are assembled into geometric primitives. The resulting primitives are clipped to a clipping volume and sent to the rasterizer.

## Rasterization

Output values from the vertex shader are calculated for every generated fragment. This process
is known as interpolation. During rasterization, the primitives are converted into a set of two-
dimensional fragments that are then sent to the fragment shader.

## Transform feedback

Transform feedback, enables writing selective writing to an output buffer that the vertex shader outputs and is later sent back to the vertex shader. This feature is not exposed by Unity but it is used internally, for example, to optimize the skinning of characters.

## Fragment shader

The fragment shader implements a general-purpose programmable method for operating on fragments before they are sent to the next stage

## Per-fragment operations

In Per-fragment operations several functions and tests are applied on each fragment: pixel ownership test, scissor test, stencil and depth tests, blending and dithering. As a result of this per-fragment stage either the fragment is discarded or the fragment color, depth or stencil value is written to the frame buffer in screen coordinates.

See "ARM Guide to Unity" Version 2.1, available at
http://infocenter.arm.com/help/topic/com.arm.doc.100140_0201_00_en/arm_guide_to_unity_enhancing_your_ mobile_games_100140_0201_00_en.pdf, at pps. 6-75, 76.

The front-end outputs a geometry. For example, "[t]he Mali GPU generates primitives starting from the vertices." Moreover, the "vertex processor...[a]ssembles vertices of graphics primitives" and "[b]uilds polygon lists." Furthermore, "[t]he output of vertex processing includes...[t]he position of the vertex in the output frambuffer" and "[a]dditional data, such as the color of the vertex after lighting calculations."

Case 1:17-cv-00064-SLR Qegupaenttive Fideq,508.23/4im Page 15 of 33 PageID \#: 74
"a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;"

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"
a back-end in the graphics chip configured
to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;

The VIZIO Product includes a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer.

For example, the Mali GPU includes a back-end in the graphics chip configured to receive said geometry and to process said geometry. For example, the Mali GPU includes four fragment processors (the "Fragment Processors"), which receive processed primitives from the Geometry Processor.

## Mali 400-MP Top Level Architecture



- Scalable pixel performance
- 1-4 rasterizer cores
- 32K-128K L2 cache


Bringing Visual Entertainment to Life
8
ARM ${ }^{\circ}$
See Mali-400 MP: A Scalable GPU for Mobile Devices, available at
http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.8.
"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"

### 6.1.9 Fragment Shaders

The fragment shader is the graphics pipeline stage after primitive rasterization.
For each sample of the pixels covered by a primitive, a fragment is generated. The fragment shader code is executed for each generated fragment. There are many more fragments than vertices so you must take care about the number of operations performed in the fragment shader.

In the fragment shader you can access the fragment coordinates in the windows space among other values that contains all interpolated per-vertex output values from the vertex shader.

In the shader example in 6.1.2 Shader structure on page 6-72, the fragment shader receives the interpolated texture coordinates from the vertex shader and performs a texture lookup to obtain the color at these coordinates. It combines this color with the ambient color to produce the final output color. From the declaration of the fragment shader float 4 frag(vertexOutput input) : COLOR it is clear that it is expected to produce the fragment color. The fragment shader is where you do the operations to achieve the required effect. This ultimately consists of assigning the correct color to a fragment.

See "ARM Guide to Unity" Version 2.1, available at
http://infocenter.arm.com/help/topic/com.arm.doc.100140_0201_00_en/arm_guide_to_unity_enhancing_your_ mobile_games_100140_0201_00_en.pdf, at p. 6-79.

Case 1:17-cv-00064-SLR Qegupaenttive. Fideq,50b:23/4in Page 18 of 33 PageID \#: 77
"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"

"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"

## Mali Tile-Based Rendering



- Reduces off-chip framebuffer bandwidth
- Rasterize into on-chip 16x16 tile buffer
- Z, stencil, MSAA samples never go off-chip
- Tradeoff against increased geometry bandwidth
- Details: see Real-Time Rendering, $3^{\text {rd }}$ ed.


See Mali-400 MP: A Scalable GPU for Mobile Devices, available at http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.9.
"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"


Case 1:17-cv-00064-SLR Qegupaenttive. Fideq,50b.23/4in Page 23 of 33 PageID \#: 82
"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"


Case 1:17-cv-00064-SLR Qegupaenttive. Fideq,50b:23/4in Page 24 of 33 PageID \#: 83
"a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;"

|  | See ARM, How to Optimize Your Mobile Game with ARM Tools and Practical Examples, p.33, http://malideveloper.arm.com/downloads/GDC15/How\%20to\%20Optimize\%20Your\%20Mobile\%20Game\%2 0with\%20ARM\%20Tools\%20and\%20Practical\%20Examples.pdf. |
| :---: | :---: |

Case 1:17-cv-00064-SLR Qosupratttiv. F, 1
"wherein said back-end in the graphics chip comprises multiple parallel pipelines;"
wherein said back-end in the graphics chip $\quad$ The VIZIO Product includes a back-end in the graphics chip that comprises multiple parallel pipelines.
comprises multiple parallel pipelines;

For example, each Fragment Processor "work[s] in parallel on separate tasks" and "processes one tile at a time until completion[.]"

## Going Multi-Core

- All cores work in parallel on separate tasks
- Each core processes one tile at a time until completion - no communication between cores
- Tiles assigned statically to cores in a swizzled order
- Tile processing order maximizes L2 hit rate for polygon descriptors, textures

Bringing Visual Entertainment to Life 12

See Mali-400 MP: A Scalable GPU for Mobile Devices, available at http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.12.

Case 1:17-cv-00064-SLR Qesumanttivz. F, iles,5018.23/dif Page 26 of 33 PageID \#: 85
"wherein said back-end in the graphics chip comprises multiple parallel pipelines;"


See https://www.arm.com/products/multimedia/mali-gpu/ultra-low-power/mali-400.php.

Mali-400 MP is a multicore GPU: it contains a vertex processor and up to four fragment processors. The vertex processor is a core and the fragment processors are also cores: they run independently on separate tasks and contain their own critical resources. Within each Mali-400 fragment processor there is one pipeline, however it has a very complex pipeline which has several sub-pipelines to handle different tasks.

See https://community.arm.com/groups/arm-mali-graphics/blog/2011/03/28/multicore-or-multi-pipe-gpus-easy-steps-to-becoming-multi-frag-gasmic.
"wherein said back-end in the graphics chip comprises multiple parallel pipelines;"

## Mali 400-MP Top Level Architecture



- Scalable pixel performance
- 1-4 rasterizer cores
- 32K-128K L2 cache

See Mali-400 MP: A Scalable GPU for Mobile Devices, available at http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.8.
"wherein said back-end in the graphics chip comprises multiple parallel pipelines;"

＂wherein said geometry is determined to locate in a portion of an output screen defined by a tile；and＂
wherein said geometry is determined to locate in a portion of an output screen defined by a tile；and

The geometry is determined to locate in a portion of an output screen defined by a tile．
For example，the Mali GPUs implement tiled－based rendering．

## The Mali Approach

The Mali GPU family takes a very different approach，commonly called tile－based rendering，designed to minimize the amount of power hungry external memory accesses which are needed during rendering．As described in ⿴囗十⿴囗口⿱日一 uses a distinct two－pass rendering algorithm for each render target．It first executes all of the geometry processing，and then executes all of the fragment processing．During the geometry processing stage，Mali GPUs break up the screen into small $16 \times 16$ pixel tiles and construct a list of which rendering primitives are present in each tile．When the GPU fragment shading step runs， each shader core processes one $16 \times 16$ pixel tile at a time，rendering it to completion before starting the next one．For tile－based architectures the algorithm equates to：

```
foreach( tile )
    foreach( primitive in tile )
        foreach( fragment in primitive in tile )
                                render fragment
```

As a $16 \times 16$ tile is only a small fraction of the total screen area it is possible to keep the entire working set（color，depth，and stencil）for a whole tile in a fast RAM which is tightly coupled with the GPU shader core．

Tile－based Renderer Data Flow


See https：／／community．arm．com／groups／arm－mali－graphics／blog／2014／02／20／the－mali－gpu－an－abstract－machine－ part－2．

Furthermore，as depicted below，the geometry is determined to locate in a portion of an output screen defined by a tile．


Case 1:17-cv-00064-SLR Qegupaenttrz. Fideq,50b:23/4in Page 31 of 33 PageID \#: 90
"wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and"

"wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading."
wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading.

Each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading.

For example, each Fragment Processor includes a fragment shader.

## Mali-400 MP Pixel Processor

```
- Fragment Shader
- 128-thread barrel processor
- Fully general control flow
- VLIW ISA, tuned for graphics
- One texture sample per clock
- Key Features
- 16x16 on-chip tile buffer
```



```
- Renders one pixel per clock: 275M pix/sec @ 275 MHz
- No penalty for \(4 x\) MSAA
- No penalty for blending
- \(4 x\) or 16x MSAA resolve on output
- OpenGL ES 2.0 states handled without state dependent shaders
```

See Mali-400 MP: A Scalable GPU for Mobile Devices, available at
http://www.highperformancegraphics.org/previous/www_2010/media/Hot3D/HPG2010_Hot3D_ARM.pdf, at p.11.

Moreover, "the fragment shader receives interpolated texture coordinates from the vertex shader and performs a texture lookup to obtain the color at these coordinates...[i]t combines this color with the ambient color to produce the final output color."
"wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading."


